Physical Design Technical Leader

Cisco

San Jose, California, United States of America Posted October 24, 2026

Check how well your resume matches this job

On-site Full-time Mid level
Job Description

We are looking for an ASIC Engineering Technical Leader to drive the verification and development of advanced optical transceivers and silicon photonics platforms. Lead RTL/netlist-to-GDSII implementation and collaborate with cross-functional teams. Ideal for candidates with significant ASIC/SoC physical design experience and expertise in high-speed CMOS nodes.

Required Skills
collaboration cross-functional collaboration
How to apply

You apply on Cisco’s own careers site. No account needed.

Apply on company site
How well do you match?

Upload your resume and ARes scores it against this job in a few seconds. No account needed.

Your resume is read to calculate the match and then deleted. Nothing is saved.

Already have access? Sign in
About Cisco
Share This Job