Digital Design Engineer (Tech Lead)

Astera Labs

San Jose, United States Posted October 2, 2026

Check how well your resume matches this job

On-site Full-time Senior
Job Description

Join our team as a Digital Design Engineer (Tech Lead) where you will be responsible for developing micro-architecture and implementing front-end circuit design for high-performance network controllers. You will have the opportunity to work with cutting-edge technology and make a significant impact in the field of digital design.

  • Concevoir et mettre en œuvre l'architecture micro-architecturale et le design de circuit avant, y compris RTL, synthèse, intégration IP et vérification.
  • Assurer la propriété au niveau du bloc, de l'architecture à GDS, et travailler sur la mise en service et le débogage du silicium.
  • Collaborer avec les équipes de conception et de vérification pour garantir la conformité aux spécifications et aux normes de l'industrie.
  • The candidate must have good knowledge of communication/interface protocols such as PCI-Express (Gen-3 and above), Ualink, Esun, Ethernet etc
  • +3 years’ experience supporting or developing complex SoC/silicon products for Switch ASIC, Networking applications and/or Server, Storage
  • Professional attitude with the ability to prioritize a dynamic list of multiple tasks, plan and prepare for customer meetings in advance, and work with minimal guidance and supervision
  • Entrepreneurial, open-mind behavior and can-do attitude. Think and act fast with the customer in mind!
  • Strong academic and technical background in electrical engineering. A Bachelor’s degree in EE is required, and a Master’s degree is preferred
  • Authorized to work in the US and start immediately
  • Knowledge of design for test (DFT)
  • Proven front end design skill – architecture, RTL, simulations, synthesis, timing closure, GLS, DFT etc
  • Silicon bring-up and debug experience
  • Familiarity with UVM based design verification
  • Block level ownership from architecture to GDS
  • Experience with Synopsys and/or Cadence digital design tools/flows
  • Small-geometry CMOS (≤28nm) design
  • Hands-on, thorough knowledge of high-speed protocols like PCIe, Ualink, Esun, Ethernet, etc
  • Scripting with Python or other equivalent programming languages
  • Development/support for PCIe or Ethernet Switch products
Required Skills
controllership compliance communication Express electrical engineering Python
How to apply

You apply on Astera Labs’s own careers site. No account needed.

Apply on company site
How well do you match?

Upload your resume and ARes scores it against this job in a few seconds. No account needed.

Your resume is read to calculate the match and then deleted. Nothing is saved.

Already have access? Sign in
About Astera Labs

See every open role at Astera Labs on ARes.

More Jobs at Astera Labs
Share This Job